Nr. | Nom de partie | Description | Fabricant |
346041 | CY7C1245KV18-400BZXC | 36-Mbit QDR® II + SRAM Quatre-Word Burst architecture (2,0 cycle de lecture de latence) | Cypress |
346042 | CY7C1245KV18-400BZXI | 36-Mbit QDR® II + SRAM Quatre-Word Burst architecture (2,0 cycle de lecture de latence) | Cypress |
346043 | CY7C1245KV18-450BZC | 36-Mbit QDR® II + SRAM Quatre-Word Burst architecture (2,0 cycle de lecture de latence) | Cypress |
346044 | CY7C1248KV18-400BZC | 36-Mbit DDR II + SRAM Deux-Word Burst architecture (2,0 cycle de lecture de latence) | Cypress |
346045 | CY7C1248KV18-400BZXC | 36-Mbit DDR II + SRAM Deux-Word Burst architecture (2,0 cycle de lecture de latence) | Cypress |
346046 | CY7C1248KV18-450BZXC | 36-Mbit DDR II + SRAM Deux-Word Burst architecture (2,0 cycle de lecture de latence) | Cypress |
346047 | CY7C1250KV18-400BZC | 36-Mbit DDR II + SRAM Deux-Word Burst architecture (2,0 cycle de lecture de latence) | Cypress |
346048 | CY7C1250KV18-400BZI | 36-Mbit DDR II + SRAM Deux-Word Burst architecture (2,0 cycle de lecture de latence) | Cypress |
346049 | CY7C1250KV18-400BZXC | 36-Mbit DDR II + SRAM Deux-Word Burst architecture (2,0 cycle de lecture de latence) | Cypress |
346050 | CY7C1250KV18-450BZXC | 36-Mbit DDR II + SRAM Deux-Word Burst architecture (2,0 cycle de lecture de latence) | Cypress |
346051 | CY7C1262XV18-366BZXC | 36-Mbit QDR® II + Xtreme SRAM Deux-Word Burst architecture (2,5 cycle de lecture de latence) | Cypress |
346052 | CY7C1262XV18-450BZXC | 36-Mbit QDR® II + Xtreme SRAM Deux-Word Burst architecture (2,5 cycle de lecture de latence) | Cypress |
346053 | CY7C1263KV18-400BZC | 36-Mbit QDR® II + SRAM Quatre-Word Burst architecture (2,5 cycle de lecture de latence) | Cypress |
346054 | CY7C1263KV18-400BZI | 36-Mbit QDR® II + SRAM Quatre-Word Burst architecture (2,5 cycle de lecture de latence) | Cypress |
346055 | CY7C1263KV18-500BZXC | 36-Mbit QDR® II + SRAM Quatre-Word Burst architecture (2,5 cycle de lecture de latence) | Cypress |
346056 | CY7C1263KV18-550BZXC | 36-Mbit QDR® II + SRAM Quatre-Word Burst architecture (2,5 cycle de lecture de latence) | Cypress |
346057 | CY7C1263XV18-600BZXC | 36-Mbit QDR® II + Xtreme SRAM Quatre-Word Burst architecture (2,5 cycle de lecture de latence) | Cypress |
346058 | CY7C1263XV18-633BZXC | 36-Mbit QDR® II + Xtreme SRAM Quatre-Word Burst architecture (2,5 cycle de lecture de latence) | Cypress |
346059 | CY7C1264XV18-366BZXC | 36-Mbit QDR® II + Xtreme SRAM Deux-Word Burst architecture (2,5 cycle de lecture de latence) | Cypress |
346060 | CY7C1264XV18-450BZXC | 36-Mbit QDR® II + Xtreme SRAM Deux-Word Burst architecture (2,5 cycle de lecture de latence) | Cypress |
346061 | CY7C1265KV18-400BZC | 36-Mbit QDR® II + SRAM Quatre-Word Burst architecture (2,5 cycle de lecture de latence) | Cypress |
346062 | CY7C1265KV18-400BZXC | 36-Mbit QDR® II + SRAM Quatre-Word Burst architecture (2,5 cycle de lecture de latence) | Cypress |
346063 | CY7C1265KV18-450BZXC | 36-Mbit QDR® II + SRAM Quatre-Word Burst architecture (2,5 cycle de lecture de latence) | Cypress |
346064 | CY7C1265KV18-550BZC | 36-Mbit QDR® II + SRAM Quatre-Word Burst architecture (2,5 cycle de lecture de latence) | Cypress |
346065 | CY7C1265KV18-550BZXC | 36-Mbit QDR® II + SRAM Quatre-Word Burst architecture (2,5 cycle de lecture de latence) | Cypress |
346066 | CY7C1265XV18-600BZXC | 36-Mbit QDR® II + Xtreme SRAM Quatre-Word Burst architecture (2,5 cycle de lecture de latence) | Cypress |
346067 | CY7C1265XV18-633BZXC | 36-Mbit QDR® II + Xtreme SRAM Quatre-Word Burst architecture (2,5 cycle de lecture de latence) | Cypress |
346068 | CY7C1268KV18-400BZXC | 36-Mbit DDR II + SRAM Deux-Word Burst architecture (2,5 cycle de lecture de latence) | Cypress |
346069 | CY7C1268KV18-550BZXC | 36-Mbit DDR II + SRAM Deux-Word Burst architecture (2,5 cycle de lecture de latence) | Cypress |
346070 | CY7C1268XV18-600BZXC | 36-Mbit DDR II + Xtreme SRAM Deux-Word Burst architecture (2,5 cycle de lecture de latence) | Cypress |
346071 | CY7C1268XV18-633BZXC | 36-Mbit DDR II + Xtreme SRAM Deux-Word Burst architecture (2,5 cycle de lecture de latence) | Cypress |
346072 | CY7C1270KV18-400BZXC | 36-Mbit DDR II + SRAM Deux-Word Burst architecture (2,5 cycle de lecture de latence) | Cypress |
346073 | CY7C1270KV18-400BZXI | 36-Mbit DDR II + SRAM Deux-Word Burst architecture (2,5 cycle de lecture de latence) | Cypress |
346074 | CY7C1270XV18-600BZXC | 36-Mbit DDR II + Xtreme SRAM Deux-Word Burst architecture (2,5 cycle de lecture de latence) | Cypress |
346075 | CY7C1270XV18-633BZXC | 36-Mbit DDR II + Xtreme SRAM Deux-Word Burst architecture (2,5 cycle de lecture de latence) | Cypress |
346076 | CY7C128A | Mémoire: Async SRAMs | Cypress |
346077 | CY7C128A-15PC | Mémoire: Async SRAMs | Cypress |
346078 | CY7C128A-15VC | Mémoire: Async SRAMs | Cypress |
346079 | CY7C128A-15VCT | 2K x 8 RAM statique | Cypress |
346080 | CY7C128A-20DMB | RAM de la charge statique 8 de 2K X | Cypress |
| | | |